This circuit relies upon the extra high input impedance of a FET, and also demonstrates
the gate terminals sensitivity to changes in voltage. The gate terminal here is left open circuit, connected only to the "probe" this being just a few inches of bare....